Abstract. We present a method of test generation for acyclic sequential circuits with hold registers. A complete (100% fault eficiency) test sequence for an acyclic sequential circuit can be obtained by applying a combinational test generator to all the maximal time-expansion models (TEMs) of the circuit. We propose a class of acyclic sequential circuits for which the number of maximal TEMs is one, Le, the maximum TEM exists. For a circuit in the class, test generation can be performed by using only the maximum TEM.
Introduction
Test generation for sequential circuits is generally considered to be a hard problem. For such sequential circuits, design for testability (DFT) is an important approach to reducing the test generation cost [ I , 21. On the other hand, for combinational circuits, efficient test generation algorithms were proposed, and hence we can obtain a complete (100% fault eficiency) test set even if the circuit size is large. Therefore, it is significant to apply DFT to a sequential circuit so that the resultant circuit can be test-generated using only a combinational test generator.
Full scan design referring to chaining all of memory elements or flip-flops (FFs) into a shift register is such a traditional DlT technique. In the full scan design, the portion of the circuit excluding the scan path, which is called the kernel, is a combinational circuit, and consequently a combinational test generator can be used. However, the full scan design requires large overhead. Although partial scan design which Kobe 652-0871, Japan makes a subset of FFs scannable can avoid such a penalty, the kernel circuit is still sequential one [3, 4] , and hence it requires the use of sequential test generators in general.
In order to obtain complete test sequences for sequential circuits efficiently with low hardware overhead, several classes of sequential circuits for which test generation can be performed by using only a combinational test generator were identified [5]-[1 I]. In [l I], we presented a method of test generation for acyclic sequential circuits using a time-expansion model (TEM). One can obtain a complete test set for a given acyclic sequential circuit by applying combinational test generation to the TEM of the given circuit, provided that the combinational test generator can deal with multiple faults. Thus, for any sequential circuit, by selecting a sufficient set of scan FFs so that the resultant kemel is acyclic, a complete test sequence for the sequential circuit can be generated by using a combinational test generator in spite of partial scan. In [I I], however, a hold register which is a collection of FFs with hold mode is regarded as a self-loop, and consequently it is always chosen as a scan register.
In this paper, we propose a new TEM (time-expansion model) for acyclic sequential circuits with hold registers. Even if an acyclic sequential circuit has hold registers, test generation for the circuit can be performed by applying combinational test generation to the new TEM. Hence, hold registers are not necessarily chosen as scan registers, and consequently the hardware overhead is smaller compared with that of the partial scan design in which kernels have no hold register [l I].
For an acyclic sequential circuit, a TEM is obtained from a sequence of load/hold controls. Since there exist many sequences of load/hold controls, many TEMs are obtained from an acyclic sequential circuit. Hence, in order to obtain a complete test sequence for an acyclic sequential circuit, we may have to perform test generation for all TEMs of the circuit. However, that may not be acceptable. Therefore, in order to reduce the number of TEMs required for the test generation, we introduce a cover relation among TEMs for an acyclic se-quential circuit, and show that test generation for all maximal (on the relation) TEMs is necessary and sufficient to obtain a complete test sequence. Furthermore, we present a class of acyclic sequential circuits for which the number of maximal TEMs is just one, i.e., the maximum TEM exists. For a circuit in the class, a test sequence for any testable fault can be generated by using only the maximum TEM of the circuit, and therefore a complete test sequence for the circuit can be obtained efficiently.
In the following discussion, all the proofs of propositions will be omitted due to limitations of space. The proofs can be displayed in the same way as [I I].
Time-Expansion Model for Acyclic Sequential Circuits
In this section, we present a time-expansion model (TEM) for an acyclic sequential circuit, and show that test generation for an acyclic sequential circuit with hold registers can be performed by applying combinational test generation to its TEMs.
Circuit Model
In this paper, we consider synchronous sequential circuits. A sequential circuit consists of combinational logic blocks connected with each other directly or through registers. A register is a collection of D-type flip-flops (FFs) driven by the same clock signal. The clock signals of all registers are assumed to be directly controlled by primary inputs, and no clock signal feeds data input of either a combinational logic block or a register.
A combinational logic block (or logic block, for short) in a sequential circuit is a region of connected combinational logic, excluding registers. A logic block may include primary inputs and primary outputs.
Some registers may have a load enable control signals. A register with an explicit load enable control signal is called Hregister. An H-register has two modes of operation: HOLD mode (in which it retains its value across consecutive clock cycles) and LOAD mode (in which it reads from the data input when a clock signal is applied). A register without a load enable control signal is called L-register, which always operates in the load mode during every clock cycle. The control signal for each H-register is assumed to be directly controlled by a primary input independent of that for the others.
An input-pattem for a sequential circuit consists of a data input-pattem and a control input-pattem, which are a collection of signals applied to combinational logics and that of signals applied to H-registers, respectively.
Under this constraint, the topology of a sequential circuit can be modeled by a topology graph defined as follows.
Definition 1 (Topology graph):
A topology graph is a directed graph G = (V,A,r), where a vertex v E V denotes a logic block and an arc (U, v) E A denotes a connection from U to v and each arc has a label r : A -+ Z+ (non-negative integers) U {h}. When two logic blocks U , v are connected directly or through one or more L-registers, the label r(u, v) denotes the 
Time-Expansion Model (TEM)
A time-expansion model for an acyclic sequential circuit is defined based on the following time-expansion graph.
Definition 2 (Time-expansion graph (TEG)): Let S be an acyclic sequential circuit and let G = ( V , A , r ) be the topology graph of S. Let E = (VE,AE,t,l) be a directed graph, where VE is a set of vertices, AE is a set of arcs, t is a mapping from VE to a set of integers, and 1 is a mapping from VE to the set of vertices V in G. If graph E satisfies the following five conditions, graph E is said to be a time-expansion graph (TEG) of G .
Cl(Logic preservation)
The mapping 1 is a surjective, i.e., 
C2(Input preservation)

(E A E ) such that ( l ( w ) , l ( v~) )
= (1(~2),1(v2)) and
r(l(w),l(v~)) = Y (~( U Z ) ,~( V~) )
= h, ifr(w) > t ( 4 , then
'Even if there exist two H-registers or both of L and H-registers between two logic blocks, the topology graph can also represent such sequential circuits by supposing existence of a combinational logic block consisting only of lines or buffers between the two logic blocks. This definition is written by adding the last condition C5 to that of the time-expansion graph for an acyclic sequential circuits withour H-registers [ 1 I]. The condition C5 denotes that an H-register cannot read a new value while retaining a previous one.
Example 2: Figs. 3,4 and 5 show TEGs of topology graph G.
In these figures, the number denoted in a vertex U is the label [(U), and the number located at the top of each column denotes the value of the labels t ( u ) of the vertices u in the column. 0
As shown in the above example, there exist different TEGs for a topology graph according to control input sequences.
Definition 3 (Time-expansion model (TEM)):
Let S be an acyclic sequential circuit, let G = ( V , A , r ) be the topology graph of S, and let E = (VE , A E , t , 1) be a TEG of G. The combinational circuit CE ( S ) obtained by the following procedure is said to be the time-expansion model (TEM) of S based on E .
(1) For each vertex u E V E , let logic block /(U) (E V ) be the logic block corresponding to U. (2) For each arc ( u , v ) E A., connect the output of u to the input of v with a bus in the same way as (I(u),l(v)) (E A ) . Note that the connection corresponding to ( u , v ) has no register even if the connection corresponding to (I(u),l(v)) has a register (i.e., r(l(u),l(v)) # 0). 
Test Generation with TEM
Here we consider the relationship between inputloutput sequences of an acyclic sequential circuit and input/output pattems of its TEM. Let S be an acyclic sequential circuit, and let G = ( V , A , r ) be the topology graph of S. LetE = (VE,AE,t,1) be a TEG of G, let C E ( S ) be the TEM of S based on E , and let tmin be the minimum of labels t in C. (S) . An input pattem for &(S) can be transformed into an input sequence for circuit S by the following procedure zs.
Definition 4 (Transformation procedure zs):
(1) Control input sequence In. Let I~( d , v , r ) denote an input value which is applied to an H-register (v', v ) 
Let the values IH (d,v,t) (Fig. 6 ) of a sequential circuit S shown in Fig. 1 . Suppose an input-pattem applied to logic block u in C.(S).
IS with control input sequence I H . IC = (XIO,XI I ,x2) = (flO,fl I ,f2) applied to CE, (S) and the corresponding output-pattern is Oc = (ZI ,z2) = ( 0 1 , 0 2 ) . According to the labels t in TEG El (Fig. 3) , the patterns IC and OC are transformed into the sequences shown in Table 1 by 0 Note that the length of the sequence obtained from a pattern for TEM C E ( S ) by procedure zs becomes maxUEvE{t(u)} -Let Is and fH be a data input sequence and a control input sequence for acyclic sequential circuit S such that the sequences determine the output pattern Os(v,r) of a logic block Here, Pre(u) denotes the set of all predecessors of U.
(2) Input-pattern IC. U' E 1-I (v') and t(u') = r', let IC(.') = fS(v',t').
pattern Os(v,t).
0
H-registers in a sequential circuit, independent of data input sequences.
Next, let us consider the relationship between faults in an acyclic sequential circuit and those in its TEMs. Here we consider single stuck-at faults only in logic blocks as those in an original sequential circuit. The stuck-at faults on lines between logic blocks and in registers can be considered to be equivalent to those on inputloutput lines of logic blocks.
Definition 6 (Fault in TEM): Let S be an acyclic sequential circuit. Let G = ( V , A , r ) be the topology graph of S, let E = ( v~, A~, t , l ) be a TEG of G , and let C E ( S ) be the TEM of S based on E . Let F be the set of faults in S, and let FE be the set of faults in CE(S). Suppose a fault f E F in a logic block U in circuit S. Let fe E FE be the fault corresponding to fault f.
Fault fe is a multiple fault that consists of all the faults existing on the same line in every logic block U E l-'(v). That is, if the number of logic blocks U such that /(U) = v is just one, then the fault fe is a single fault, otherwise, fe is a multiple fault.
From the above discussion, we have the following theorem.
Theorem 1: Let S be an acyclic sequential circuit, and let F be the set of faults in S. Let G = ( V , A , r ) be the topology graph of S. 
Cover Relation
From Theorem 1, we can have the following corollary.
Corollary 1: Let S be an acyclic sequential circuit. Let F be a set of faults in S. A fault f E F is untestable (or redundant) in S if and only if the fault corresponding to fe is untestable in This corollary may imply that if a fault is untestable in an acyclic sequential circuit, in order to identify it, we must apply test generation to all the TEMs of the circuit, and identify the corresponding fault as untestable in every TEMs. However, as mentioned in the following discussion, all TEMs are not necessary for each identifying untestable fault.
Let us consider two TEMs CE, (S) (Fig. 6 ) and G 3 ( S ) (Fig.  7) for sequential circuit S (Fig. 1) . Suppose, in C E , ( S ) , an output-pattern 0 2 obtained from primary output 22 by applying an input-pattern (&,,I,,,lc) to primary inputs (XIO,XI I ,x2).
every TEM for S.
Figure 7. TEM of S based on E3: C E~( S ) .
This input/output relationship can be simulated by another TEM C E~( S ) (Fig. 7) with four primary inputs XIO, X I I , ~1 2 and x2: by applying an input-pattem (10,1(,,1h,1C) to ( X I O , X I I ,~1 2 ,~2 ) , the same output-pattem 0 2 is obtained from
in C E~( S ) .
For such a relationship between two TEMs, we say CE, ( S ) covers CE, ( S ) , and define it as follows.
Definition 7 (Cover relation):
Let S be an acyclic sequential circuit. Let G = ( V , A , r ) be the topology graph of S, and let El = ( V l , A I , t l , l~) and E2 = (V2,A2,rz2,12) be arbitrary TEGs of G. TEG E I is said to cover TEG E2 if, for any vertex v2 E V2, there exists a vertex V I E V I which satisfies the following two conditions, and it is denoted by El F Ez.
(1) / ( V I ) = l(v2), and (2) for any pair of u1 E Pre(v1) and u2 E Pre(vz), if
~( u I )
= h(u2) and LE,(UI,VI) nLE2(u2,v2) # CP, then
LE,(UI,VI) 5 LE2(UZ,V2).
Here = { 1,6,7} C LE, (IO,%) and LE^( 1 I ,74) = {1,2,3,7} C L~, (10, 73) . By checking such a relationship as mentioned above, we can see that E3 covers E 1. Note that E I does not cover E3.
0
When a TEG El covers a TEG E2, we denote that EI k E2.
Further, it is also said that TEM CE, ( S ) covers TEM CE,(S)
Let I E~ be an input-pattem for TEM CE,(S) (covered by TEM C E , ( S ) ) such that the pattem determines the outputpattem OE, (v2) of a logic block v2 ( E V2). Based on Def. 7, input-pattem IE, can be transformed into an input-pattem IE, # 49, let I E , (UI) = b2 (112). Note that the number of logic blocks u1 corresponding to one logic block u2 is one or more. U Lemma 3: Suppose two TEMs CI and C2 of an acyclic sequential circuit such that C1 t c~. Let v:! be an arbitrary logic block in C2. Let 12 be an input-pattem required to set the output of v2 to a pattem 0 2 . Let I1 be an input-pattern obtained by procedure TR from 12. The output-pattem 0 1 obtained from V I corresponding to v2 by applying the input-pattem 11 to C I 0 As mentioned above, if a TEM C1 covers another TEM C2, CI can 'simulate' C2. On the other hand, by definition Def. 6, for any fault in an acyclic sequential circuit, the corresponding fault is defined in either TEM of CI and Cz. Thus, we can form the following theorem.
Theorem 2: Let S be an acyclic sequential circuit. Let C1 and C2 be TEMs of S. Let F I and F2 be the set of faults in C1 and C2, respectively (Def. 6). If TEM CI covers TEM C2, the following holds: If a fault fi (E F2) in C2 is testable, fault 0 From the theorem, we can see that test generation for all the TEMs that are not covered by any other TEMs, i.e., maximal TEMs of an acyclic sequential circuit is necessary and sufficient to obtain a complete test sequence for all testable faults in the circuit. For example, sequential circuit S has two maximal TEMs C E~( S ) and C E~( S ) , i.e., any TEM is covered
by either CE,(S) or C E~( S ) .
Thus, we can reduce the number of TEMs for complete test generation of sequential circuits, even though the number of control sequences for H-registers is unlimited.
Max-Testable Structure
is equal to the output-pattem 0 2 .
fl (E F I ) in C1 corresponding to f2 is also testable.
In general, an acyclic sequential circuit has several maximal TEMs, e.g., the maximal TEMs of sequential circuit S (Fig. 1) 
are C E~( S ) and C E~( S ) .
However, if the number of maximal TEMs is just one for an acyclic sequential circuit i.e., the circuit has the maximum TEM, a complete test set for the circuit can be generated only by performing combinational test generation for the maximum TEM. If a sequential circuit has the maximum TEM, the sequential circuit is called maxtestable.
Path-Adjustable Structure
Consider sequential circuit S (Fig. I) , again. Recall that TEG E3 (Fig.5 ) covers another TEG El (Fig. 3) . Focus on an arc (6,7) which corresponds to an H-register j (called hold arc, for short) in S, we can consider that TEG E3 is obtained from El by adjusting the length of the arc (6,7) (i.e., the difference of t ( 6 ) and t ( 7 ) ) so that the tail 1 of a path (1,6,7) is separated from that of another path ( I , 2,3,7) that has the same head 7. In this way, if a common tail of different paths that have the common head can be divided into distinct vertices as respective tails of the paths under Condition C5 in Def.
2, another TEG covering the original TEG can be obtained.
Here, as a sufficient condition for the maximum TEM, we have the following lemma. where PE(u, v) denotes the set of paths whose head and tail are U and v in E , respectively, and HE(^) denotes the set of hold arcs ( u ' ,~' ) , such that the corresponding arc ( l ( d ) , l ( v ' ) ) is an 0 Example 6: Consider a TEG E, for a topology graph G, (Fig. 8) . For any pair of paths p,q whose tail and head are severally the same in E,, the set HE, ( p ) of hold arcs is equal to that HE,(q). Hence, TEG E,, is the maximum, and consequently the circuit represented by topology graph G , is maxtestable. Although TEG E, shown in the above example is the maximum, it seems to be hard to derive the maximum TEG for G because adjustability of each hold arc depends on resultant adjustment of the other hold arc. From the practical point of view, an acyclic sequential circuit whose maximum TEG (TEM) can be derived easily is interesting and important. Here, recall that Condition C5 in Def. 2 is for more than one hold arc that corresponds to a certain H-register in an acyclic sequential circuit. Such arc duplication for an H-register is possible in a TEG when there exist more than one paths from the H-register to an primary output in the circuit. Hence, here we consider a sequential circuit whose maximum TEG can be derived by adjusting each hold arc independent of the others as follows. For p2 and p4, H ( p 2 ) c H ( p 4 ) , i.e., case (2). Similarly, all the other pairs of paths in this circuit S2 also satisfy Condition CPA, and hence S2 is path-adjustable. Note that a sequential circuit S (Fig. 1) is not path-adjustable. As a result, we can obtain the maximum TEM for S2 as shown in Fig. 10 For a path-adjustable circuit, a TEG that satisfies the condition in Lemma 4 can be generated. Therefore, we have the following theorem.
Theorem 3: A path-adjustable sequential circuit is maxtestable. 
Application to Partial Scan Design
From Theorem 3, we can see that for any sequential circuit, by selecting a sufficient set of scan registers so that the resulting kernel is path-adjustable, a complete test sequence for the circuit can be obtained by using a combinational test generator for only the maximum TEM of the kernel (provided that the test generator can deal with multiple faults). On the other hand, from Def. 9, we have the following corollary. ( I ) balanced structures [SI, (2) internally-balanced structures [7] , and (3) acyclic sequential circuits without H-registers. 0
Therefore, for a sequential circuit, the hardware overhead of the partial scan based on path-adjustable structure is smaller than that based on the structures mentioned in Corollary 2.
Example 8: Consider a sequential circuit S3 shown in Fig. 1 1. In this figure, a, b , d and i are H-registers, and the others are L-registers. In the partial scan design based on path-adjustable structure, the minimum number of scan registers is two, e.g., by scanning L-registers j and k, the resulting kernel becomes path-adjustable. Note that there is an altemative DFT solution: if one L-register j is scanned and another L-register k is replaced with an H-register, then the resultant circuit is also path-adjustable.
On the other hand, in the partial scan design based on balanced structure, the minimum number of scan registers is five, e.g., the set of registers to be scanned is { b , c , e , f , k } . When the kemel is made an acyclic structure without Hregisters, the minimum number of scan registers is also five, Therefore, it is seen that we can obtain complete test sequences for sequential circuits with low hardware overhead based on max-testable structure.
e.g., { a , b , d , h , i } .
U
Conclusions and Future Works
In this paper, we presented a method of test generation for acyclic sequential circuits with hold registers. A complete test set for an acyclic sequential circuit can be obtained by applying a combinational test generator to all the maximal timeexpansion models (TEMs) of the circuit. As a class of maxtestable sequential circuits, referring to acyclic sequential circuits for which the number of maximal TEMs is one, i.e, the maximum TEM exists, we introduced path-adjustable structure. The class of path-adjustable sequential circuits properly includes several known classes of acyclic sequential circuits such as balanced structures and acyclic sequential circuits without hold registers for which test generation can be also performed by using a combinational test generator. Therefore, the hardware overhead for partial scan based on our pathadjustable structure is substantially smaller than that based on balanced or acyclic sequential structure without hold registers.
As future works, several issues are remaining.
The condition in the definition of path-adjustable structure is a sufficient one for existence of the maximum TEM for acyclic sequential circuit. We believe that there exists a lager class of max-testable sequential circuits, and hence the hardware overhead of DFT for complete test sequences can be reduced further.
We are now investigating an algorithm for finding an optimal partial scan / hold register insertion based on maxtestable structure with minimum hardware overhead. The length of test sequences obtained from test generation using TEMs depends on the structure of the TEMs. Hence, it is also important to find optimal TEMs which minimize the length of resulting test sequences.
